gptkbp:instanceOf
|
electronic design automation
|
gptkbp:category
|
EDA Software
|
gptkbp:developedBy
|
gptkb:Cadence_Design_Systems
|
gptkbp:features
|
gptkb:Design_Rule_Checking
Multi-threading
Routing
Clock Tree Synthesis
Floorplanning
Machine Learning Optimization
Power Optimization
Timing Closure
|
gptkbp:format
|
gptkb:Confederate_States_of_America
gptkb:Verilog
gptkb:SDF
gptkb:LEF
DEF
|
https://www.w3.org/2000/01/rdf-schema#label
|
Innovus
|
gptkbp:integratesWith
|
gptkb:Genus_Synthesis_Solution
gptkb:Tempus_Timing_Signoff_Solution
gptkb:Voltus_IC_Power_Integrity_Solution
|
gptkbp:latestReleaseVersion
|
as of 2024, Innovus 22.1
|
gptkbp:platform
|
gptkb:Unix
gptkb:Linux
|
gptkbp:predecessor
|
Encounter Digital Implementation System
|
gptkbp:supports
|
ASIC Design
Advanced Node Technologies
SoC Design
|
gptkbp:usedFor
|
Physical Design
Place and Route
|
gptkbp:usedIn
|
Integrated Circuit Design
|
gptkbp:website
|
https://www.cadence.com/en_US/home/tools/digital-design-and-signoff/ic-physical-design/innovus-implementation-system.html
|
gptkbp:bfsParent
|
gptkb:Cadence
|
gptkbp:bfsLayer
|
5
|