|
gptkbp:instanceOf
|
gptkb:microprocessor
|
|
gptkbp:application
|
gptkb:consumer_electronics
automotive
embedded systems
industrial control
|
|
gptkbp:architecture
|
gptkb:ARMv7-M
|
|
gptkbp:designedBy
|
gptkb:ARM_Holdings
|
|
gptkbp:family
|
gptkb:ARM_Cortex-M
|
|
gptkbp:firstReleased
|
2010
|
|
gptkbp:hasFeature
|
gptkb:Harvard_architecture
gptkb:SysTick_timer
gptkb:JTAG_and_Serial_Wire_Debug_(SWD)
gptkb:Memory_Protection_Unit_(MPU)
gptkb:Nested_Vectored_Interrupt_Controller_(NVIC)
gptkb:Wake-up_Interrupt_Controller_(WIC)
barrel shifter
bit manipulation instructions
integrated debug support
optional FPU
hardware multiply-accumulate
low-latency interrupt response
optional MPU
optional single-precision FPU
saturation arithmetic
single-cycle I/O port access
tail-chaining for interrupts
automatic state saving on interrupt
hardware divide (8/16/32-bit)
|
|
https://www.w3.org/2000/01/rdf-schema#label
|
Cortex M4
|
|
gptkbp:marketedAs
|
high-performance, low-power core
|
|
gptkbp:pipelineStages
|
3-stage pipeline
|
|
gptkbp:predecessor
|
gptkb:Cortex_M3
|
|
gptkbp:successor
|
gptkb:Cortex_M7
|
|
gptkbp:supports
|
gptkb:Thumb-2_instruction_set
low-power operation
interrupt handling
hardware divide
single-cycle multiply
bit-banding
Digital Signal Processing (DSP) instructions
Floating Point Unit (FPU)
unprivileged/privileged execution modes
|
|
gptkbp:typicalClockSpeed
|
up to 168 MHz
|
|
gptkbp:usedBy
|
gptkb:Atmel_SAM4_series
gptkb:NXP_Kinetis_K_series
gptkb:STMicroelectronics_STM32F4_series
gptkb:Silicon_Labs_EFM32_series
gptkb:Texas_Instruments_Tiva_C_series
|
|
gptkbp:usedIn
|
microcontrollers
|
|
gptkbp:width
|
32-bit
|
|
gptkbp:bfsParent
|
gptkb:Cortex_M33
|
|
gptkbp:bfsLayer
|
7
|