|
gptkbp:instance_of
|
gptkb:microprocessor
|
|
gptkbp:bfsLayer
|
5
|
|
gptkbp:bfsParent
|
gptkb:SPARC_S11
|
|
gptkbp:architectural_style
|
gptkb:SPARC_V8
|
|
gptkbp:cache_size
|
up to 512 KB
write-back cache
|
|
gptkbp:connects
|
S Bus
|
|
gptkbp:data_bus_width
|
32-bit data bus
|
|
gptkbp:depth
|
32-bit
|
|
gptkbp:design
|
high performance
|
|
gptkbp:designed_by
|
gptkb:Sun_Microsystems
|
|
gptkbp:developer
|
part of the SPARC family of processors
|
|
gptkbp:features
|
superscalar architecture
|
|
gptkbp:form_factor
|
single-chip
|
|
https://www.w3.org/2000/01/rdf-schema#label
|
SPARC S3
|
|
gptkbp:involved_units
|
integrated FPU
|
|
gptkbp:is_compatible_with
|
gptkb:Solaris
backward compatible with SPARC V7
|
|
gptkbp:language_of_instruction
|
high throughput
SPARC instruction set architecture
5-stage pipeline
|
|
gptkbp:manufacturer
|
gptkb:Texas_Instruments
|
|
gptkbp:market
|
gptkb:1994
|
|
gptkbp:market_segment
|
workstations
|
|
gptkbp:performance
|
improved integer performance
|
|
gptkbp:power_consumption
|
low power consumption
|
|
gptkbp:predecessor
|
SPARC S2
|
|
gptkbp:primary_source
|
scientific computing
|
|
gptkbp:produced_by
|
discontinued
|
|
gptkbp:ram
|
supports up to 1 GB of RAM
|
|
gptkbp:registration
|
32 general-purpose registers
|
|
gptkbp:released_in
|
gptkb:1994
|
|
gptkbp:speed
|
up to 100 M Hz
|
|
gptkbp:successor
|
gptkb:SPARC_V9
SPARC S4
|
|
gptkbp:supports
|
multithreading
|
|
gptkbp:thermal_design_power
|
15 W
|
|
gptkbp:used_in
|
Sun SPAR Cstation 5
|