|
gptkbp:instanceOf
|
gptkb:microprocessor
|
|
gptkbp:architecture
|
gptkb:ARMv7-M
|
|
gptkbp:designedBy
|
gptkb:ARM_Holdings
|
|
gptkbp:hasConcept
|
gptkb:RISC
|
|
gptkbp:hasNo
|
floating point unit
memory management unit
|
|
gptkbp:heldBy
|
gptkb:Harvard_architecture
gptkb:optional_Data_Watchpoint_and_Trace_(DWT)
gptkb:optional_Embedded_Trace_Macrocell_(ETM)
gptkb:optional_Instrumentation_Trace_Macrocell_(ITM)
gptkb:optional_Trace_Port_Interface_Unit_(TPIU)
debug support
bus matrix
optional Flash Patch and Breakpoint (FPB) unit
optional Memory Protection Unit (MPU)
|
|
https://www.w3.org/2000/01/rdf-schema#label
|
Cortex-M3
|
|
gptkbp:intendedUse
|
embedded systems
|
|
gptkbp:interface
|
gptkb:JTAG
gptkb:Serial_Wire_Debug_(SWD)
|
|
gptkbp:introducedIn
|
2004
|
|
gptkbp:marketedAs
|
energy efficient
|
|
gptkbp:memoryBusWidth
|
32-bit
|
|
gptkbp:pipelineStages
|
3-stage pipeline
|
|
gptkbp:predecessor
|
gptkb:ARM7TDMI
|
|
gptkbp:speed
|
up to 100 MHz
|
|
gptkbp:successor
|
gptkb:Cortex-M4
|
|
gptkbp:supports
|
gptkb:Thumb-2_instruction_set
gptkb:Wake-up_Interrupt_Controller
gptkb:SysTick_timer
hardware divide
single-cycle multiply
bit-banding
low power operation
interrupt latency of 12 cycles
nested vectored interrupt controller
|
|
gptkbp:usedBy
|
gptkb:Texas_Instruments
gptkb:Atmel
gptkb:STMicroelectronics
gptkb:Silicon_Labs
gptkb:Microchip_Technology
gptkb:NXP_Semiconductors
|
|
gptkbp:usedIn
|
gptkb:consumer_electronics
IoT devices
microcontrollers
automotive applications
industrial control
|
|
gptkbp:width
|
32-bit
|
|
gptkbp:bfsParent
|
gptkb:microprocessor
|
|
gptkbp:bfsLayer
|
4
|