|
gptkbp:instanceOf
|
gptkb:microprocessor
|
|
gptkbp:architecture
|
gptkb:ARMv7-M
|
|
gptkbp:cache
|
data cache
instruction cache
|
|
gptkbp:category
|
embedded processor
RISC processor
|
|
gptkbp:designedBy
|
gptkb:ARM_Holdings
|
|
gptkbp:family
|
gptkb:ARM_Cortex-M
|
|
gptkbp:frequency
|
up to 600 MHz
|
|
gptkbp:hasConcept
|
gptkb:Harvard_architecture
|
|
gptkbp:heldBy
|
gptkb:ARMv7-ME
|
|
https://www.w3.org/2000/01/rdf-schema#label
|
ARM Cortex-M7
|
|
gptkbp:introduced
|
2014
|
|
gptkbp:marketedAs
|
high-performance embedded applications
|
|
gptkbp:pipelineStages
|
6-stage pipeline
|
|
gptkbp:predecessor
|
gptkb:ARM_Cortex-M4
|
|
gptkbp:successor
|
gptkb:ARM_Cortex-M33
|
|
gptkbp:supports
|
gptkb:Thumb-2_instruction_set
gptkb:optional_ETM_(Embedded_Trace_Macrocell)
gptkb:optional_FPU_(Floating_Point_Unit)
gptkb:optional_MPU_(Memory_Protection_Unit)
interrupt handling
hardware divide
DSP instructions
bit-banding
single-precision FPU
memory protection unit
double-precision FPU
low-latency interrupt response
nested vectored interrupt controller
optional cache
saturation arithmetic
optional data trace
optional instruction trace
optional trace macrocell
single-cycle multiply-accumulate
system tick timer
unprivileged/privileged modes
|
|
gptkbp:usedBy
|
gptkb:Texas_Instruments
gptkb:Atmel
gptkb:STMicroelectronics
gptkb:Microchip_Technology
gptkb:NXP_Semiconductors
|
|
gptkbp:usedIn
|
embedded systems
microcontrollers
|
|
gptkbp:width
|
32-bit
|
|
gptkbp:bfsParent
|
gptkb:NEON_SIMD
|
|
gptkbp:bfsLayer
|
5
|