|
gptkbp:instanceOf
|
gptkb:microprocessor
|
|
gptkbp:architecture
|
gptkb:ARMv7-M
|
|
gptkbp:designedBy
|
gptkb:ARM_Holdings
|
|
gptkbp:family
|
gptkb:ARM_Cortex-M
|
|
gptkbp:hasConcept
|
gptkb:RISC
|
|
gptkbp:hasFeature
|
gptkb:Harvard_architecture
gptkb:Thumb-2_instruction_set
gptkb:SysTick_timer
gptkb:JTAG_and_Serial_Wire_Debug_(SWD)
gptkb:Memory_Protection_Unit_(MPU)
gptkb:Nested_Vectored_Interrupt_Controller_(NVIC)
low power consumption
hardware divide
low-latency interrupt handling
single-cycle multiply
DSP instructions
bit-banding
3-stage pipeline
deterministic interrupt response
integrated debug support
optional FPU
single-precision FPU
|
|
gptkbp:instructionSet
|
gptkb:Thumb-2
|
|
gptkbp:introducedIn
|
2010
|
|
gptkbp:license
|
IP core licensing
|
|
gptkbp:marketedAs
|
gptkb:consumer_electronics
IoT devices
automotive
real-time applications
industrial control
|
|
gptkbp:pipelineStages
|
3-stage pipeline
|
|
gptkbp:predecessor
|
gptkb:ARM_Cortex-M3
|
|
gptkbp:successor
|
gptkb:ARM_Cortex-M7
|
|
gptkbp:supports
|
low-power operation
interrupt handling
hardware divide
single-cycle multiply
Digital Signal Processing (DSP) instructions
single-precision floating-point unit (FPU)
|
|
gptkbp:usedBy
|
gptkb:Texas_Instruments
gptkb:Renesas_Electronics
gptkb:STMicroelectronics
gptkb:Nordic_Semiconductor
gptkb:Silicon_Labs
gptkb:Analog_Devices
gptkb:Microchip_Technology
gptkb:NXP_Semiconductors
gptkb:Maxim_Integrated
gptkb:Infineon_Technologies
|
|
gptkbp:usedIn
|
embedded systems
microcontrollers
|
|
gptkbp:width
|
32-bit
|
|
gptkbp:bfsParent
|
gptkb:AT91SAM_series
gptkb:Cypress_PSoC
gptkb:NXP_Semiconductors_LPC
gptkb:uLisp
|
|
gptkbp:bfsLayer
|
6
|
|
https://www.w3.org/2000/01/rdf-schema#label
|
ARM Cortex-M4
|