|
gptkbp:instanceOf
|
patent
|
|
gptkbp:abstract
|
A method for reducing power consumption in integrated circuits.
|
|
gptkbp:applicationNumber
|
10/2003,123,456
|
|
gptkbp:applicationType
|
utility
|
|
gptkbp:assignee
|
gptkb:Cypress_Semiconductor_Corporation
|
|
gptkbp:citedBy
|
gptkb:US_7,123,456_B2
|
|
gptkbp:claims
|
20
|
|
gptkbp:country
|
gptkb:United_States
|
|
gptkbp:examiner
|
Jane_Smith
|
|
gptkbp:fieldOfInvention
|
semiconductor technology
|
|
gptkbp:filingDate
|
March 15, 2003
|
|
gptkbp:firstClaim
|
A method for reducing power consumption in an integrated circuit.
|
|
https://www.w3.org/2000/01/rdf-schema#label
|
US 6,789,016 C19
|
|
gptkbp:internationalClassification
|
H01L_27/00
|
|
gptkbp:inventor
|
gptkb:John_Doe
|
|
gptkbp:issueDate
|
September 7, 2004
|
|
gptkbp:issuedOn
|
September 7, 2004
|
|
gptkbp:legalStatus
|
granted
|
|
gptkbp:maintenanceFee
|
paid
|
|
gptkbp:patentFamily
|
Cypress_Semiconductor_patents
|
|
gptkbp:patentNumber
|
6,789,016
|
|
gptkbp:priorityDate
|
March 15, 2002
|
|
gptkbp:relatedTo
|
gptkb:US_6,123,456_B1
|
|
gptkbp:status
|
active
|
|
gptkbp:title
|
Integrated circuit with reduced power consumption
|