US 6,789,009 C40

GPTKB entity

Properties (58)
Predicate Object
gptkbp:instanceOf patent
gptkbp:abstract A programmable delay circuit for use in a semiconductor device.
gptkbp:applicationNumber 10/780,123
gptkbp:applicationType utility
gptkbp:assignee gptkb:Cypress_Semiconductor_Corporation
gptkbp:citedBy gptkb:US_7,123,456_B2
gptkbp:claims 20
gptkbp:classification H01L 27/146
gptkbp:examiner gptkb:John_Smith
gptkbp:fieldOfInvention semiconductor technology
gptkbp:filingDate 2004-02-06
gptkbp:filingLocation gptkb:United_States
https://www.w3.org/2000/01/rdf-schema#label US 6,789,009 C40
gptkbp:internationalClassification G06F 1/00
gptkbp:inventor gptkb:David_A._H._Hsu
gptkb:Michael_J._Smith
gptkbp:issueDate 2004-09-14
gptkbp:legalStatus granted
gptkbp:maintenanceFee paid
gptkbp:patentCitation gptkb:US_6,789,022_D12
gptkb:US_6,789,019_D9
gptkb:US_6,345,678_B1
gptkb:US_6,789,025_D15
gptkb:US_6,789,013_D3
gptkb:US_6,789,029_D19
gptkb:US_6,789,020_D10
gptkb:US_6,789,014_D4
gptkb:US_6,789,018_D8
gptkb:US_5,123,456_A
gptkb:US_5,678,901_A
gptkb:US_6,789,000_B2
gptkb:US_6,789,005_C5
gptkb:US_6,789,027_D17
gptkb:US_6,789,007_C7
gptkb:US_6,789,016_D6
gptkb:US_6,789,021_D11
gptkb:US_6,789,006_C6
gptkb:US_6,789,002_C1
gptkb:US_6,789,012_D2
gptkb:US_6,789,028_D18
gptkb:US_6,789,003_C3
gptkb:US_6,789,004_C4
gptkb:US_6,789,008_C8
gptkb:US_6,789,011_D1
US 6,789,024 D14
US_6,789,015_D5
US_6,789,026_D16
US_6,789,010_C9
US_6,789,030_D20
US_6,789,017_D7
US_6,789,023_D13
gptkbp:patentFamily Cypress_Semiconductor_patents
gptkbp:patentNumber 6,789,009
gptkbp:priorityDate 2003-02-06
gptkbp:relatedPatent gptkb:US_6,123,456_A
gptkbp:status active
gptkbp:subclass H01L_27/00
gptkbp:title Method and apparatus for providing a programmable delay in a semiconductor device