|
gptkbp:instanceOf
|
Instruction Set Architecture
|
|
gptkbp:baseInstructionSet
|
gptkb:RV128I
gptkb:RV32I
gptkb:RV64I
|
|
gptkbp:category
|
gptkb:Reduced_instruction_set_computing
Computer architecture
Open standard
|
|
gptkbp:competitor
|
gptkb:MIPS_Architecture
gptkb:x86_Architecture
gptkb:ARM_Architecture
|
|
gptkbp:designedBy
|
gptkb:University_of_California,_Berkeley
|
|
gptkbp:endianSupport
|
little-endian
|
|
gptkbp:extendsTo
|
gptkb:A_(Atomic_Instructions)
gptkb:B_(Bit-Manipulation_Extension)
gptkb:C_(Compressed_Instructions)
gptkb:M_(Integer_Multiplication_and_Division)
gptkb:V_(Vector_Extension)
D (Double-Precision Floating Point)
F (Single-Precision Floating Point)
|
|
gptkbp:firstReleased
|
2010
|
|
gptkbp:governingBody
|
gptkb:RISC-V_International
|
|
https://www.w3.org/2000/01/rdf-schema#label
|
RISC-V Architecture
|
|
gptkbp:license
|
permissive
|
|
gptkbp:notableFor
|
gptkb:NVIDIA_Grace_CPU
gptkb:Microchip_PolarFire_SoC
gptkb:Espressif_ESP32-C3
gptkb:Alibaba_Xuantie
gptkb:Andes_Technology
gptkb:SiFive
gptkb:Western_Digital_SweRV
|
|
gptkbp:openSource
|
true
|
|
gptkbp:registerWidth
|
32-bit
64-bit
128-bit
|
|
gptkbp:registration
|
32 general-purpose registers
|
|
gptkbp:specifies
|
publicly available
|
|
gptkbp:supports128bit
|
true
|
|
gptkbp:supports64bit
|
true
|
|
gptkbp:supportsMachineMode
|
true
|
|
gptkbp:supportsSupervisorMode
|
true
|
|
gptkbp:supportsUserMode
|
true
|
|
gptkbp:supportsVirtualization
|
true
|
|
gptkbp:usedIn
|
IoT devices
embedded systems
microcontrollers
personal computers
supercomputers
mobile devices
|
|
gptkbp:website
|
https://riscv.org/
|
|
gptkbp:bfsParent
|
gptkb:General_Purpose_Register
gptkb:RISC-V_Privileged_Architecture_v1.9.1
|
|
gptkbp:bfsLayer
|
7
|