|
gptkbp:instanceOf
|
gptkb:assembly_language
|
|
gptkbp:callingConvention
|
gptkb:PowerPC_calling_convention
|
|
gptkbp:category
|
gptkb:architecture
gptkb:PowerPC
assembly languages
|
|
gptkbp:designedFor
|
gptkb:PowerPC_architecture
|
|
gptkbp:developedBy
|
gptkb:Apple
gptkb:IBM
gptkb:Motorola
|
|
gptkbp:documentation
|
gptkb:PowerPC_Architecture_Book
|
|
gptkbp:hasArithmeticInstructions
|
add, sub, mul, div
|
|
gptkbp:hasAssembler
|
gptkb:GNU_Assembler_(GAS)
gptkb:IBM_assembler
gptkb:Metrowerks_CodeWarrior_assembler
|
|
gptkbp:hasBranchInstructions
|
b, bl, bc, bcl
|
|
gptkbp:hasConditionRegister
|
CR register
|
|
gptkbp:hasCountRegister
|
CTR register
|
|
gptkbp:hasFloatingPointInstructions
|
fadd, fsub, fmul, fdiv
|
|
gptkbp:hasFloatingPointRegisters
|
32 floating-point registers
|
|
gptkbp:hasImmediateInstructions
|
addi, ori, andi.
|
|
gptkbp:hasInstruction
|
fixed 32-bit length
|
|
gptkbp:hasLinkRegister
|
LR register
|
|
gptkbp:hasLoadStoreInstructions
|
lwz, stw, lhz, sth
|
|
gptkbp:hasLogicalInstructions
|
and, or, xor, nor
|
|
gptkbp:hasOpcodeFormat
|
6-bit opcode field
|
|
gptkbp:hasRegisterSet
|
32 general-purpose registers
|
|
gptkbp:hasShiftInstructions
|
slw, srw, sraw
|
|
gptkbp:hasSpecialRegisters
|
gptkb:MSR
gptkb:XER
gptkb:SPR
|
|
https://www.w3.org/2000/01/rdf-schema#label
|
PowerPC assembly
|
|
gptkbp:instructionSet
|
gptkb:PowerPC_instruction_set
|
|
gptkbp:introducedIn
|
1991
|
|
gptkbp:similarTo
|
other RISC assembly languages
|
|
gptkbp:supports
|
RISC principles
big-endian mode
little-endian mode
|
|
gptkbp:usedBy
|
gptkb:Apple
gptkb:IBM
gptkb:Motorola
|
|
gptkbp:usedFor
|
low-level programming
|
|
gptkbp:usedIn
|
gptkb:PlayStation_3
gptkb:Wii
gptkb:Nintendo_GameCube
gptkb:Power_Macintosh_computers
gptkb:Xbox_360
embedded systems
servers
workstations
game consoles
|
|
gptkbp:bfsParent
|
gptkb:assembly_language
|
|
gptkbp:bfsLayer
|
5
|