|
gptkbp:instance_of
|
gptkb:microprocessor
|
|
gptkbp:bfsLayer
|
4
|
|
gptkbp:bfsParent
|
gptkb:MIPS_Processors
|
|
gptkbp:application
|
high-performance computing
graphics and scientific computing
|
|
gptkbp:architectural_style
|
gptkb:architect
|
|
gptkbp:cache_size
|
64 KB
256 KB
32 KB
32 bytes
L1 cache
4-way set associative
|
|
gptkbp:connects
|
100 M Hz
MIPS bus
|
|
gptkbp:data_bus_width
|
64-bit
|
|
gptkbp:design
|
high throughput
|
|
gptkbp:designed_by
|
gptkb:MIPS_Computer_Systems
|
|
gptkbp:developer
|
gptkb:SGI
1994-1996
MIP Spro Compiler
|
|
gptkbp:end_of_life
|
gptkb:2000
|
|
gptkbp:features
|
superscalar architecture
|
|
https://www.w3.org/2000/01/rdf-schema#label
|
MIPS R9000000
|
|
gptkbp:involved_units
|
high
integrated FPU
|
|
gptkbp:is_compatible_with
|
gptkb:API
compatible with MIPS chipsets
backward compatible with MIPS R8000
|
|
gptkbp:is_integrated_with
|
high level of integration
|
|
gptkbp:language_of_instruction
|
MIPS instruction set
RISC
out-of-order execution
5-stage pipeline
|
|
gptkbp:legacy
|
gptkb:battle
|
|
gptkbp:manufacturer
|
gptkb:Silicon_Graphics
|
|
gptkbp:market
|
gptkb:1996
|
|
gptkbp:market_segment
|
embedded systems
|
|
gptkbp:performance
|
high performance
SPE Cint
compared to Intel processors
higher than R8000
|
|
gptkbp:power_consumption
|
15 W
|
|
gptkbp:predecessor
|
gptkb:MIPS_R8000
|
|
gptkbp:produced_by
|
0.35 µm
|
|
gptkbp:ram
|
gptkb:battle
high memory bandwidth
integrated MMU
64-bit memory interface
|
|
gptkbp:registration
|
32 general-purpose registers
|
|
gptkbp:release_year
|
gptkb:1996
|
|
gptkbp:sales
|
gptkb:Research_Institute
|
|
gptkbp:socket_type
|
MIPSRISC
|
|
gptkbp:speed
|
up to 300 M Hz
|
|
gptkbp:successor
|
gptkb:MIPS_R10000
MIPS R10000 family
|
|
gptkbp:supports
|
gptkb:battle
|
|
gptkbp:target_market
|
workstation market
|
|
gptkbp:thermal_design_power
|
20 W
|
|
gptkbp:used_in
|
workstations
|