|
gptkbp:instanceOf
|
gptkb:microprocessor
|
|
gptkbp:architecture
|
x86
|
|
gptkbp:coreCount
|
1
|
|
gptkbp:developedBy
|
gptkb:Intel
|
|
gptkbp:features
|
speculative execution
out-of-order execution
register renaming
dynamic branch prediction
superpipelining
|
|
https://www.w3.org/2000/01/rdf-schema#label
|
Intel P6 (Pentium Pro)
|
|
gptkbp:instructionSet
|
gptkb:IA-32
|
|
gptkbp:introducedIn
|
1995
|
|
gptkbp:L2Cache
|
8 KB data, 8 KB instruction
off-die, full-speed
|
|
gptkbp:marketedAs
|
gptkb:Pentium_Pro
gptkb:Pentium_M
gptkb:Pentium_II
gptkb:Pentium_III
Celeron (P6-based)
Xeon (P6-based)
|
|
gptkbp:notableFor
|
first Intel microarchitecture with out-of-order execution
basis for many later Intel CPUs
|
|
gptkbp:pipelineStages
|
14
|
|
gptkbp:predecessor
|
gptkb:Intel_NetBurst
|
|
gptkbp:speed
|
150 MHz to 1.4 GHz (across P6 family)
|
|
gptkbp:successor
|
gptkb:Intel_NetBurst
Intel P5 (Pentium)
|
|
gptkbp:supports
|
MMX (in later variants)
|
|
gptkbp:technology
|
0.35 μm
|
|
gptkbp:usedIn
|
gptkb:Pentium_Pro
gptkb:Pentium_M
gptkb:Pentium_III_Xeon
gptkb:Pentium_II_OverDrive
gptkb:Pentium_II_Xeon
gptkb:Pentium_II
gptkb:Pentium_III
gptkb:Pentium_III-M
Celeron (P6-based)
Mobile Celeron (P6-based)
Mobile Pentium III
Pentium III-S
|
|
gptkbp:bfsParent
|
gptkb:Intel_P5_(Pentium)_processors
|
|
gptkbp:bfsLayer
|
7
|