|
gptkbp:instance_of
|
gptkb:microprocessor
|
|
gptkbp:bfsLayer
|
5
|
|
gptkbp:bfsParent
|
gptkb:IBM_Power6
|
|
gptkbp:architectural_style
|
gptkb:superhero
|
|
gptkbp:cache_size
|
up to 32 MB L3 cache
128 bytes
L2 and L3 cache
|
|
gptkbp:connects
|
up to 1.2 G Hz
Crossbar switch
|
|
gptkbp:controls
|
gptkb:IBM_System_i
databases and enterprise applications
|
|
gptkbp:designed_by
|
gptkb:CEO
|
|
gptkbp:developer
|
gptkb:Research_Institute
|
|
gptkbp:features
|
multi-core processing
|
|
gptkbp:form_factor
|
multi-chip module
|
|
https://www.w3.org/2000/01/rdf-schema#label
|
IBM Power5
|
|
gptkbp:introduced
|
gptkb:2004
|
|
gptkbp:is_compatible_with
|
AIX, Linux, and others
backward compatible with Power4
|
|
gptkbp:language_of_instruction
|
Power PC instruction set
|
|
gptkbp:manufacturer
|
45 nm process
|
|
gptkbp:market_segment
|
enterprise computing
|
|
gptkbp:marketed_as
|
enterprise servers
|
|
gptkbp:notable_feature
|
gptkb:video_game
energy efficiency
high availability
multi-threaded performance
scalability
high throughput
high reliability
advanced security features
large memory support
dynamic power management
|
|
gptkbp:number_of_cores
|
up to 4 cores
|
|
gptkbp:performance
|
up to 1000
up to 1.9 G Hz
SPE Cint_rate2006
|
|
gptkbp:power_consumption
|
up to 150 W
|
|
gptkbp:predecessor
|
gptkb:IBM_Power4
|
|
gptkbp:processor
|
multi-chip module
|
|
gptkbp:ram
|
up to 25.6 GB/s
DD R2 SDRAM
up to 512 GBRAM
|
|
gptkbp:release_date
|
April 2004
|
|
gptkbp:released_in
|
gptkb:2004
|
|
gptkbp:socket_type
|
PP C970 MP
|
|
gptkbp:successor
|
gptkb:IBM_Power6
Power6 architecture
|
|
gptkbp:supports
|
64-bit computing
|
|
gptkbp:target_market
|
high-performance computing
|
|
gptkbp:technology
|
multi-threading
|
|
gptkbp:thermal_design_power
|
up to 150 W
|
|
gptkbp:used_in
|
gptkb:IBM_System_p
|
|
gptkbp:uses
|
Hypervisor technology
|
|
gptkbp:virtualization_support
|
gptkb:battle
|