OR1200 Verilog implementation

E1825697 UNEXPLORED

The OR1200 Verilog implementation is a synthesizable hardware description of the OpenRISC 1200 open-source RISC CPU core written in Verilog HDL.

Try in SPARQL Jump to: Surface forms Referenced by

All labels observed (1)

Label Occurrences
OR1200 Verilog implementation canonical 1

Referenced by (1)

Full triples — surface form annotated when it differs from this entity's canonical label.

OpenRISC → hasImplementation → OR1200 Verilog implementation ⓘ