|
gptkbp:instance_of
|
gptkb:architecture
|
|
gptkbp:application
|
gptkb:Embedded_Systems
|
|
gptkbp:architecture
|
RISC
|
|
gptkbp:cache_size
|
Supports instruction and data cache
|
|
gptkbp:compatibility
|
Backward compatible with ARMv4
|
|
gptkbp:design_purpose
|
Low power and high performance
|
|
gptkbp:designed_by
|
gptkb:ARM
|
|
gptkbp:development
|
Widely used in early smartphones
|
|
gptkbp:features
|
32-bit architecture
|
|
https://www.w3.org/2000/01/rdf-schema#label
|
ARMv4 T
|
|
gptkbp:instruction_set
|
ARM instruction set
Reduced Instruction Set Computing (RISC)
3-stage pipeline
|
|
gptkbp:market
|
gptkb:Consumer_Electronics
|
|
gptkbp:memory_type
|
32-bit addressing
|
|
gptkbp:notable_technique
|
gptkb:Texas_Instruments_OMAP
|
|
gptkbp:performance
|
Low power consumption
|
|
gptkbp:predecessor
|
gptkb:ARMv4
|
|
gptkbp:registration
|
16 general-purpose registers
|
|
gptkbp:released_in
|
gptkb:1997
|
|
gptkbp:successor
|
gptkb:ARMv5_TE
Enhanced performance and efficiency
|
|
gptkbp:supports
|
gptkb:Thumb_Instruction_Set
|
|
gptkbp:used_in
|
gptkb:mobile_devices
|
|
gptkbp:bfsParent
|
gptkb:ARM7
|
|
gptkbp:bfsLayer
|
6
|