Triple
T795132
| Position | Surface form | Disambiguated ID | Type / Status |
|---|---|---|---|
| Subject | MMU |
E17001
|
entity |
| Predicate | shortName |
P43
|
FINISHED |
| Object | MMU |
E17001
|
NE FINISHED |
How this triple was built (2 steps)
Every LLM step that produced this triple, in pipeline order — named-entity classification, the disambiguation choices (the exact options shown, with the pick highlighted), and the generated description. The batch + timestamp of each is in the Provenance table below.
NER
Named-entity recognition
gpt-5-mini
Instruction
Given a phrase, classify it is english named entity (e.g., persons, organizations, works of art) in Latin script, or not (e.g., literals, dates, URLs, verbose phrases). For disambiguation, the statement where the phrase occurs as object is also given. Please return a JSON object with `phrase` (string, the phrase being analyzed) and `is_ne` (boolean, indicating whether the phrase is a Named Entity).
Input
Phrase: MMU | Statement: [MMU, shortName, MMU]
NED1
Entity disambiguation (via context triple)
gpt-5-mini-2025-08-07
Target entity: MMU Context triple: [MMU, shortName, MMU]
-
A.
MMU
chosen
MMU is a large public university in Manchester, England, known for its diverse academic programs and strong links with industry and the creative sectors.
-
B.
Monolithic Memories
Monolithic Memories was a semiconductor company known for developing programmable read-only memory (PROM) and logic devices after being spun off from Fairchild Semiconductor.
-
C.
ARM
ARM is a family of energy-efficient RISC processor architectures widely used in mobile devices, embedded systems, and increasingly in laptops and servers.
-
D.
MIPS
MIPS is a RISC (Reduced Instruction Set Computer) processor architecture widely used in embedded systems, networking equipment, and academic settings.
-
E.
Acorn RISC Machine
Acorn RISC Machine (ARM) is a family of energy-efficient reduced instruction set computer (RISC) architectures widely used in mobile devices, embedded systems, and increasingly in servers and personal computers.
- F. None of above.
- G. Unsure - the case is ambiguous/there is not enough information to decide.
Provenance (3 batches)
The batch behind each pipeline step, in order, with when it ran. Timestamps are batch-level — stages were processed in waves, so the object chain (NER → NED1 → NEDg → NED2) reads in order, but predicate / elicitation batches can sit in a different wave.
| Step | Stage | Batch ID | Status | When |
|---|---|---|---|---|
| creating | Elicitation | batch_69a49378b9c48190adbf5f62e5b7aca1 |
completed | March 1, 2026, 7:28 p.m. |
| NER | Named-entity recognition | batch_69a4a7b04cd8819092e2fd7ba4df8672 |
completed | March 1, 2026, 8:55 p.m. |
| NED1 | Entity disambiguation (via context triple) | batch_69a67effd3b481909036bdc43d7b909f |
completed | March 3, 2026, 6:26 a.m. |
Created at: March 1, 2026, 7:38 p.m.