|
gptkbp:instanceOf
|
patent
|
|
gptkbp:abstract
|
A method for reducing power consumption in a processor.
|
|
gptkbp:applicationNumber
|
10/760,123
|
|
gptkbp:applicationPublication
|
gptkb:US_2005/0123456_A1
|
|
gptkbp:applicationType
|
Utility
|
|
gptkbp:assignee
|
gptkb:Intel_Corporation
|
|
gptkbp:citedBy
|
gptkb:US_8,123,456_B2
|
|
gptkbp:claims
|
20
|
|
gptkbp:coInventor
|
gptkb:Alice_Johnson
|
|
gptkbp:examiner
|
Jane_Smith
|
|
gptkbp:fieldOfInvention
|
Computer architecture
|
|
gptkbp:filingCountry
|
gptkb:United_States
|
|
gptkbp:filingDate
|
2005-01-12
|
|
https://www.w3.org/2000/01/rdf-schema#label
|
US 7,222,222 I5
|
|
gptkbp:internationalClassification
|
G06F 1/00
|
|
gptkbp:inventor
|
gptkb:John_Doe
|
|
gptkbp:inventorCountry
|
gptkb:USA
|
|
gptkbp:issueDate
|
2007-05-29
|
|
gptkbp:legalStatus
|
Granted
|
|
gptkbp:maintenanceFee
|
Paid
|
|
gptkbp:patentAssignee
|
gptkb:John_Doe
gptkb:USA
gptkb:Intel_Corporation
|
|
gptkbp:patentCitation
|
gptkb:US_6,123,456_B1
Cited by 10 patents.
|
|
gptkbp:patentClassification
|
G06F
G06F 1/00
|
|
gptkbp:patentDescription
|
Describes a method for reducing power consumption.
|
|
gptkbp:patentExpiration
|
2027-05-29
|
|
gptkbp:patentFamily
|
gptkb:Intel_Processor_Family
|
|
gptkbp:patentFamilyMembers
|
gptkb:US_7,111,111_I5
|
|
gptkbp:patentField
|
Electrical engineering
Computing devices
|
|
gptkbp:patentFilingDate
|
2005-01-12
2007-05-29
|
|
gptkbp:patentInventor
|
gptkb:Alice_Johnson
gptkb:John_Doe
gptkb:USA
|
|
gptkbp:patentLitigation
|
nan
|
|
gptkbp:patentMaintenanceFee
|
Paid
|
|
gptkbp:patentNumber
|
gptkb:US_7,222,222
7,222,222
|
|
gptkbp:patentStatus
|
Active
Filed
|
|
gptkbp:patentType
|
Yes
Utility
Utility patent
|
|
gptkbp:priorityDate
|
2004-01-12
|
|
gptkbp:relatedPatent
|
gptkb:US_7,111,111_I5
|
|
gptkbp:status
|
Active
|
|
gptkbp:technologyArea
|
Low power design
|
|
gptkbp:title
|
Method and apparatus for providing a low power mode in a processor
|