|
gptkbp:instance_of
|
gptkb:microprocessor
|
|
gptkbp:application
|
embedded systems
|
|
gptkbp:architecture
|
RISC
|
|
gptkbp:cache_size
|
data cache
instruction cache
|
|
gptkbp:clock_speed
|
up to 30 MHz
|
|
gptkbp:compatibility
|
backward compatible with SH-1
|
|
gptkbp:data_bus_width
|
32-bit
|
|
gptkbp:data_transmission
|
fast data transfer rates
|
|
gptkbp:depth
|
32-bit
|
|
gptkbp:designed_by
|
gptkb:Hitachi
|
|
gptkbp:development
|
developed for gaming consoles
|
|
gptkbp:features
|
dual CPU support
|
|
https://www.w3.org/2000/01/rdf-schema#label
|
Hitachi SH-2 CPU
|
|
gptkbp:instruction_set
|
SH-2 instruction set
single-cycle instructions
|
|
gptkbp:manufacturer
|
gptkb:Japan
|
|
gptkbp:performance
|
high performance for its time
|
|
gptkbp:power_consumption
|
low power consumption
|
|
gptkbp:predecessor
|
Hitachi SH-1
|
|
gptkbp:registration
|
32 general-purpose registers
|
|
gptkbp:released_in
|
gptkb:1994
|
|
gptkbp:successor
|
gptkb:Hitachi_SH-4
|
|
gptkbp:support
|
floating-point operations
|
|
gptkbp:used_in
|
gptkb:Sega_Saturn
gptkb:NEC_PC-FX
various arcade systems
Sony Play Station (in some models)
Toshiba's 3 DO Interactive Multiplayer
|
|
gptkbp:bfsParent
|
gptkb:Hitachi_SH-4_CPU
|
|
gptkbp:bfsLayer
|
8
|