CRIS instruction set architecture

E1825694 UNEXPLORED

The CRIS instruction set architecture is a compact, RISC-style processor architecture developed by Axis Communications, primarily used in their embedded network and communication devices.

Try in SPARQL Jump to: Surface forms Referenced by

All labels observed (1)

Label Occurrences
CRIS instruction set architecture canonical 1

Referenced by (1)

Full triples — surface form annotated when it differs from this entity's canonical label.

CRIS isaFamily CRIS instruction set architecture