AXI4-Lite

E1825687 UNEXPLORED

AXI4-Lite is a simplified subset of the AMBA AXI4 bus protocol designed for low-throughput, memory-mapped control and status register access in SoC designs.

Try in SPARQL Jump to: Surface forms Referenced by

All labels observed (1)

Label	Occurrences
AXI4-Lite canonical	1

Referenced by (1)

Full triples — surface form annotated when it differs from this entity's canonical label.

MicroBlaze → supports → AXI4-Lite ⓘ